كلما زادت طلبات التقديم التي ترسلينها، زادت فرصك في الحصول على وظيفة!

إليك لمحة عن معدل نشاط الباحثات عن عمل خلال الشهر الماضي:

عدد الفرص التي تم تصفحها

عدد الطلبات التي تم تقديمها

استمري في التصفح والتقديم لزيادة فرصك في الحصول على وظيفة!

هل تبحثين عن جهات توظيف لها سجل مثبت في دعم وتمكين النساء؟

اضغطي هنا لاكتشاف الفرص المتاحة الآن!
نُقدّر رأيكِ

ندعوكِ للمشاركة في استطلاع مصمّم لمساعدة الباحثين على فهم أفضل الطرق لربط الباحثات عن عمل بالوظائف التي يبحثن عنها.

هل ترغبين في المشاركة؟

في حال تم اختياركِ، سنتواصل معكِ عبر البريد الإلكتروني لتزويدكِ بالتفاصيل والتعليمات الخاصة بالمشاركة.

ستحصلين على مبلغ 7 دولارات مقابل إجابتك على الاستطلاع.


تم إلغاء حظر المستخدم بنجاح
شكراً لك، تم إرسال بلاغك وسيتم مراجعته قريباً.
https://bayt.page.link/Wyg95ieUzm8ZxTTt9
العودة إلى نتائج البحث‎

Senior Manager, Design Verification Engineering

في الامس 2026/11/13 ·ينتهي التقديم خلال 118 يومًا
خدمات الدعم التجاري الأخرى
أنشئ تنبيهًا وظيفيًا لوظائف مشابهة
تم إيقاف هذا التنبيه الوظيفي. لن تصلك إشعارات لهذا البحث بعد الآن.

الوصف الوظيفي

About Analog Devices


Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.


Senior Manager, Design Verification
The Engineering Enablement team provides industry-leading tools, methodologies, and support to accelerate product development across the company. This position is part of the Digital Systems IP team within the Engineering Enablement organization. The IP team builds, curates and guides the development of IP across ADI. 


We’re seeking a highly experienced, seasoned DV expert with experience in leading DV efforts for verification of different IP components and subsystems from scratch.



About the role
In this position the successful candidate will lead and be exposed to the entire product lifecycle from concept phase, through design, verification, implementation, and release of IP to various product teams. They will collaborate with the wider ADI technical community, which affords an opportunity to work with many business units in ADI with exposure to many technologies and products. This is a senior role with the opportunity to create real impact within the organization and build a promising career. 
 


Responsibilities


  • Verification of complex Digital designs and sub-systems using leading edge verification methodologies.
  • Manage and mentor a high performing team of DV engineers, plan the DV strategy, manage the execution
  • Defining verification strategy, test plans, tests and verification methodology for chip-level verification.
  • Interact with various BU teams that use or explore ADIP IP. Understand the SoC use cases and enhance DV to support them
  • Working with the design team in generating test-plans and closure of code and functional coverage
  • Continuous interaction with Design, Architecture and Firmware teams
  • Tracking and management of design verification improvements
     

Required Qualifications


  • Bachelor’s or Master’s degree in Electronic Engineering or a related field, with at least 15 years of ASIC design verification experience.
  • Experience managing teams of 20 or more people.
  • Strong leadership skills with the ability to define and execute verification strategies.
  • Proven ability to communicate effectively with peers, managers, and project stakeholders in both written and verbal formats.
  • Broad expertise in digital verification, including constrained-random verification, functional and code coverage, assertion-based methodology, formal verification, analog behavioral modeling, SystemVerilog real-number modeling, behavioral model validation, and mixed-signal simulators such as Cadence Xcelium.
  • Experience applying AI tools to design verification workflows.
  • Experience with processor-based verification and gate-level simulation flows for SoC verification.
  • Proficiency in Verilog, C/C++, SystemC, Java, TCL, Perl, Python, and shell scripting.
  • Experience with Property Specification Language (PSL), MATLAB, including co-simulation and HDL generation, and digital signal processing is a plus.
  • Experience with low-power methodologies such as CPF and UPF is a plus.
  • Excellent interpersonal and communication skills, with enthusiasm for taking on diverse challenges.
  • Self-motivated and enthusiastic.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.


Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.


Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
لقد تمت ترجمة هذا الإعلان الوظيفي بواسطة الذكاء الاصطناعي وقد يحتوي على بعض الاختلافات أو الأخطاء البسيطة.
لقد تجاوزت الحد الأقصى المسموح به للتنبيهات الوظيفية (15). يرجى حذف أحد التنبيهات الحالية لإضافة تنبيه جديد.
تم إنشاء تنبيه وظيفي لهذا البحث. ستصلك إشعارات فور الإعلان عن وظائف جديدة مطابقة.
هل أنت متأكد أنك تريد سحب طلب التقديم إلى هذه الوظيفة؟

لن يتم النظر في طلبك لهذة الوظيفة، وسيتم إزالته من البريد الوارد الخاص بصاحب العمل.