Submitting more applications increases your chances of landing a job.
Here’s how busy the average job seeker was last month:
Opportunities viewed
Applications submitted
Keep exploring and applying to maximize your chances!
Looking for employers with a proven track record of hiring women?
Click here to explore opportunities now!You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for
Would You Be Likely to Participate?
If selected, we will contact you via email with further instructions and details about your participation.
You will receive a $7 payout for answering the survey.
The Digital Physical Design Engineer is responsible for complete STA signoff for the SOC or Subsystem.
The individual is responsible for writing timing constraints, interacting with the counterpart functions, such as Frontend, DFT and IP to write correct constraints, refining constraints throughout SOC design cycle and constraints validation.
The individual must have exposure of AI and use AI in STA activities.
The individual is responsible for complete timing signoff till the tapeout for subsystem or full chip.
Must have leading capabilities on signoff function.
Must have worked on SDF generation and validation.
Must have all knowledge of SI closure.
Must have exposure to higher tech nodes such as 16nm and 5nm.
Must be conversant with physical design flows and functions and must possess good knowledge of placement, CTS and Routing.
The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.
More information about NXP in India...
You'll no longer be considered for this role and your application will be removed from the employer's inbox.